Code No: 07A4EC13 Set No. 1 JAWAHARLAL NEHRU TECHNOLOGY UNIVERSITY HYDERABAD II B.Tech.II Sem. II Mid-Term Examinations, April - 2009 **COMPUTER ORGANIZATION Objective Exam** Name: Hall Ticket No. __ Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20. Choose the correct alternate: Machines whose instructions generate 32-bit address can utilize a memory that contains up to 1. memory locations. [] $A. 2^8$ C. 2^{32} D 2^{48} **B** 2^{16} 2. An important feature for PCI is a _____ capability for I/O devices 1 ſ A. Switch and connections B. Plug and Play C. Inter Connection D. Inter Networking 3. The speed up of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio S =ſ 1 A. $nt_n/(k+n-1)t_p$ B. $nt_p/(k+n-1)t_n$ C. $nt_n/(k+n+1)t_p$ D. $nt_p/(k-n-1)t_n$ organization consists of a number of cross points that placed at The are

Ι

4. intersections between processors buses and memory module paths. ſ 1 A. Multiport memory B. Hypercube system C. Crossbar Switch D. Time –shared common bus

The minimum time delay required between the initiations of two successive memory 5. operations. ſ 1 A. Memory access time B. Seek time C. Latency time D. Memory Cycle time

6.	The CPU has distinct	nct i/p and o/p instructions and each of these instructions				
	is associated with the a	the address of an interface register.			[]
	A. Memory Mapped I/	O B. I/O Port	C. Isolated I/O	D. I/O Command		

- 7. Application of Vector Processing is F 1 A. Library System B. Medical Diagnosis C. Seismic Wave Analysis D. Space Research
- 8. Non shared and read –only data to be stored in caches is called as ſ B. Non Cachable A. Cachable C. Cache Coherence D. Cache Inc coherence

9.	An	is an auxil	iary processor attached to a ge	neral purpose computer	r. []
	A. SIMD array F	Processor	B. Attached array Processor	C. Vector Processor	D. All the above

10. Backup storage is called as] [A. Cache Memory B. Main Memory C. Auxiliary Memory D. Virtual Memory

Cont...2

1

Code No: 07A4EC13

[2]

Set No. 1

II Fill in the blanks

- 11. Meaning of NAK _____
- 12. The number of hits stated as a fraction of all attempted accesses is called _____
- 13. In an_____ different sets of addresses are assigned to different memory locations.
- 14. The bus grant signal is replaced by a set of lines called poll lines which are connected to all units is called as ______.
- 15. Expand MFC ______.

III True or False Statements

- 16. In CISC architecture, instructions that manipulate operands in memory? [True/False]
- 17. Hardware interlocks uses special hardware to detect a conflict and then avoid it by routing the data through special paths between pipeline segments. [True/False]
- 18. Simplex line carries information in both directions? [True/False]
- 19. In non pipeline unit that performs same operation and takes a time equal to t_n to complete each task. The total time required for n tasks is nt_p . [True/False]
- 20. Data dependency conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available. [True/False]

-000-

Code No: 07A4EC13 <u>Set N</u> JAWAHARLAL NEHRU TECHNOLOGY UNIVERSITY HYDERABAD II B.Tech.II Sem. II Mid-Term Examinations, April – 2009 COMPUTER ORGANIZATION			
	Objective Exam		
	Name: Hall Ticket No	-	
An	swer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Ma	arks: 2	20 .
I	Choose the correct alternate:		
1.	Baud rate is data transfer inA.bits per secondB. bytes per secondC. words per secondD. all the above	[]
2.	64-Mbit chip may be organized A.16M×4 B. 8M×8 C. $4M\times16$ D. all the above	[]
3.	An is a processor that as single instruction multiple data organization	[]
4.	A. SIMD array Processor B. Attached array Processor C. Vector Processor D. All the Above. The binary n-cube multiprocessor structure is a loosely coupled system Composed processors interconnected in an dimensional binary cube. $A = \sum_{n=1}^{n+1} \sum_{n=1}^{n-1} \sum$	of]
5.	A. N=2, n+1D. N=2, nC. N=2, n+1D. N=2, n+1Data transfer to and from peripherals may be handled A. Programmed-I/OB. Interrupted-Initiated I/OC. Direct Memory AccessD. all the above	[]
6.	During a operation, the sense/read circuits, the information stored in theselected by a word line and transmit this information to the o/p data linesA. WriteB. ReadC. Read/WriteD. Write & Read/Write	cells []
7.	To compute n-tasks using a k-segments pipeline requires $_$ clock cycles A. k-(n+1) B. k-(n-1) C. k+ (n-1) D. k+ (n+1)	[]
8.	The algorithm allocates a fixed –length time slice of bus time that sequentially to each processor. A. FIFO B. LRU C. Time slice D. Polling	is offe	ered]
9.	Super computers areA. Very PowerfulB. High- PerformanceC. Less ExpensiveD. Both Very Powerful & High- Performance	[]
10.	Cells don't retain their state indefinitely A. Static RAM'S B. Dynamic RAM'S C. SROM'S D. DROM'S	[]

Cont...2

[2]

II Fill in the Blanks

- 11. Expand UART: _____
- 12. ______ is a technique of decomposing a sequential process into sub operations, with each sub process being executed in a special dedicated segment that operates concurrently with all other segments.
- 13. Let h be the hit rate, M the miss penalty, that is, the time to access information in the main memory, and c the time to access information in the cache. The average access time expressed by the process is $t_{ave}=$ ______
- 14. In the ______ policy, both cache and main memory are updated with every write operation.
- 15. Input-Output interface provides a method for transferring information between ______ and ______

III True or False Statements

- 16. In non-vector Interrupt, the branch address is assigned to a fixed location. [True/False]
- 17. Character oriented protocol is HDLC and ADCCP. [True/False]
- 18. In content addressable memory, memory is accessed simultaneously and in parallel on the basis of data content rather by specific address or location. [True/False]
- 19. The physical memory is broken into groups of unequal size called blocks. [True/False]
- 20. In a vector interrupt, the source that interrupts supplies the branch information to the computer. [True/False]

-000-

Code No: 07A4EC13			Set No. 3	
	JAWAHARLAL NEHRU TECHNOLOGY UNIVERSITY HYDERABAD II B.Tech.II Sem. II Mid-Term Examinations, April – 2009)		
	COMPUTER ORGANIZATION			
	Objective Exam			
	Name: Hall Ticket No.	_ []	20	
Af	nswer All Questions. All Questions Carry Equal Marks. Time: 20 Min. M	arks: 2	20.	
I	Choose the correct alternate:			
1.	The time that elapses between the initiation of an operation and the completion of that operation of the time that elapses between the initiation of an operation and the completion of that operation of the time that elapses between the initiation of an operation and the completion of the time that elapses between the initiation of an operation and the completion of the time that elapses between the initiation of an operation and the completion of the time that elapses between the initiation of an operation and the completion of the time	eration . []	
	A. Memory access time B. Seek time C. Latency time D. Memory Cycle time			
2.	The interface transfer s data into and out of the memory unit through the memory bus.A. Programmed-I/OB. Interrupted-Initiated I/OC. Direct Memory AccessD. all	[the abov] ve	
3.	arise from branch and other instructions that change the value of pc A. Data Dependency B. Resource conflict C. Branch difficulties D. NONE	[]	
4.	Shared writable data are A. Cachable B. Non Cachable C. Cache Coherence D. Cache Inc coherence]]	
5.	Examples of bit-oriented protocols are A. SDLC B. HDLC C. ADCCP D. all the above	[]	
6.	The amount of time that elapses after the head is positioned over the correct track until position of the addressed sector passes under the read/write head A. Rotational delayB. latency time D. Both Rotational delay& latency time	the star [ting]	
7.	An operates on a stream of instructions by overlapping the fetch, decodephases of the instruction cycle.A. Arithmetic pipelineC. PipeliningB. Instruction PipelineD. Arithmetic pipeline& Instruction Pipeline	and exec	cute]	
8.	In the only the cache is updated and the location is marked so that it callater into main memory. A. Write through policy B. Cache Coherence C. Write- back policy D. Cache Ind	in be coj [coherenc	pied] ce	
9.	Which type of array processormanipulate vectors, their internal organization is different.A. SIMD array ProcessorB. Attached array ProcessorC. Vector ProcessorD. SIMD array Processor & Attached array Processor	[]	
10.	. Transfer of data is between CPU and peripheral is called as A. Programmed-I/O B. Interrupted-Initiated I/O C. Direct Memory Access D. all the	[above]	

Cont...2

Code No: 07A4EC13

[2]

II Fill in the Blanks

- 11. During ______ operation, the sense/Write circuit receive input information and store it in the cells of the selected word.
- 12. The DMA controller to transfer one data word at a time, after which it must return control of the buses to the cpu, this technique is called as _____.
- 13. The sequence of instructions read from memory is s called as_____
- 14. A ______ is a program sequence that, once begun, must complete execution before another processor access the same shared resource.
- 15. Expand SIMD_____

III Match the following

16)	TSL	[]	P) Shared- memory
17)	Tightly coupled multi processor	[]	Q) test and set while locked
18)	Loosely coupled multi processor	[]	R) Auxiliary memory
19)	Very high speed memory	[]	S) Distributed –memory
20)	Magnetic disks	[]	T) Cache –memory

Code No: 07A4EC13 Set No. 4 JAWAHARLAL NEHRU TECHNOLOGY UNIVERSITY HYDERABAD II B.Tech.II Sem. II Mid-Term Examinations, April - 2009 **COMPUTER ORGANIZATION Objective Exam** Name: Hall Ticket No. __ Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20. Ι Choose the correct alternate: There are 20 data recording surface with 15,000 tracks per surface. There is an average of 400 1. sectors per track and each sector contain 512 bytes of data. Hence total capacity of the formatted disk is (GB=giga bytes, MB= mega bytes) 1 Γ A. 40 MB B. 60 MB C. 40 GB D. 60 GB 2. Function of SOH [] A. Establishes synchronism B. Heading of block message C. Precedes block of text D. concludes transmission ____ caused by access to memory by two segments at the same time 3. ſ 1 B. Resource Conflict C. Branch difficulties A. Data dependency D. Delay load The _____algorithm gives the highest priority to the requesting device that has not used the bus 4. for the longest interval. 1 ſ A. Round - robin **B.FIFO** C. LRU D. rotating daisy-chain 5. Many instructions in localized areas of the program are executed repeatedly during some time period, and the remainder of the program is accessed relatively infrequently. ſ 1 A. Locality reference B. spatial C. temporal D. cache The is specified by the CPU to indicate the type of operation required from the IOP. 6.] ſ A. CAR B. CCW C. DCP D. DMA 7. Multi processors and Multi computer system come into which category ſ 1 B. SIMD A. MIMD C. SISD D. MISD The exchange of data between different processes 8. 1 Γ B. Hardware lock C. Communication D. Inter lock & Hardware lock A. Inter lock 9. A transmission can send and receive data in both directions simultaneously ſ] A. Simplex B. Full duplex C. Half Duplex D. Simplex & Full duplex 10. Memories that consist of circuits capable of retaining their state as long as power is applied are known as 1 A. Main Memory B. Cache Memory C. Static Memory D. Dynamic Memory **Cont...2**

Code No: 07A4EC13

II Fill in the Blanks

- 11. Disks that are permanently attached to the unit assembly and cannot be removed by the occasional user are called as_____.
- 12. The communication lines, modems, and other equipment used in the transmission of information between two or more stations is called a_____
- **13.** Expand PCI :_____

14. An address generated by the processor is referred as_____

15. Expand LRC:_____

III True or False Statements

- 16. A half duplex transmission system is one that is capable of transmitting in both directions but data can be transmitted in only one direction? [True/False]
- 17. Control command is issued to activate the peripheral and to inform it what to do? [True/False]

18. Flynn's classification is divides computers into three major groups? [True/False]

- 19. RISC architecture uses inefficient instruction pipeline?[True/False]
- 20. An interlock is a circuit that detects instructions whose source operand are destination of instructions further up in the pipeline? [True/False]