## Code No: 05210505 Set No. 1 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD III B.Tech. II Sem. II Mid-Term Examinations, April – 2009 COMPUTER ORGANIZATION Objective Exam Name: \_\_\_\_\_\_\_ Hall Ticket No. \_\_\_\_\_\_ Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

## I Choose the correct alternative

- The speed imbalance between memory access and CPU operation can be reduced by

   A) Cache memory B) Memory interleaving C) Reducing the size of memory
   D) Increasing the size of memory
- A computer with a 32-bit wide data bus uses 4Kx8 static RAM memory chips. The smallest memory this computer can have is
  A) 32kb
  B) 16kb
  C) 8kb
  D) 25kb
- 3. Which of the following is volatile?
  - A) Bubble memory B) RAM C) ROM
  - D) Magneticdisk
- 4. What is the correct sequence of time delays that happen during a data transfer from a disk to memory?
  - A) Seek time, access time, transfer time B) Seek time, latency time, transfer time
  - C) Latency time, seek time, transfer time D) Latency time, access time, transfer time
- 5. In a non-vectored interrupt
  - A) The branch address is assigned to a fixed location in memory
  - B) The interrupting source supplies the branch information to the processor through an interrupt vector
  - C) The branch address is obtained from a register in the process
  - D) Both The interrupting source supplies the branch information to the processor through an interrupt vector & The branch address is obtained from a register in the process
- 6. A non-pipeline system takes 50ns to process a task. The same task can be processed in a sixsegment pipeline with a clock cycle of 10ns. What is the maximum speed up that can be achieved?

A) 6 B) 5 C) 4 D) 2

7. A pipeline has the following propagation times: 40ns for the operands to be read into registers R1 & R2, 45ns for the signal to propagate through the multiplier, 5ns for the transfer into R3, and 15ns to add the two numbers into R5. What is the minimum clock cycle time that can be used?[ ]
A) 45 B) 5 C) 50 D) 105

## Cont.....2

ſ

Γ

Γ

1

1

1

[2]

Set No. 1

# Code No: 05210505

8.	<ul> <li>A technique of decomposing a sequential process into sub operations, with executed in a special dedicated segment that operates concurrently with all</li> <li>A) Pipeline processing</li> <li>B) Vector processing</li> <li>C) A</li> </ul>	each sub process being other segments is called [ ]
	C) Array processing D) Sequential processing	
9.	One transfer at a time is a characteristic of A) Timeshared common bus B) jcross bar switch C) Hypercube system D) Multiport memory	[ ] n
10.	If here are n CPUs and m memory modules, the number of switches required configuration is A) m+n B) mn C) m/n D) m-n	uired in crossbar switch [ ]
II	Fill in the blanks	
11.	The mode of transfer in which the CPU stays in a program loop until the I/e ready for data transfer is called	O unit indicates that it is
12.	A hyper cube with 2-dimensions contain number of processo	rs.
13.	The associative memory used to hold the most recently referenced table en is called	tries in virtual memory
14.	Acronym for RAID stands for	
15.	An 8x8 omega switching network contains number of switches	
III	True or False Statement	
16.	In the isolated I/O configuration, the CPU has distinct input and output inst	ructions.
17.	In a microprocessor system using I/O mapped I/O, I/O and memory address	s space are distinct [True/False]
18.	Bootstrap loader is stored in RAM	[True/False]
19.	Time-slice algorithm is a dynamic arbitration algorithm	[True/False]
20.	SDLC is a bit-oriented protocol for serial communication	[True/False]

# Code No: 05210505 Set No. 2 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD III B.Tech. II Sem. II Mid-Term Examinations, April – 2009 COMPUTER ORGANIZATION Objective Exam Name: \_\_\_\_\_\_\_ Hall Ticket No. \_\_\_\_\_\_ Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

## I Choose the correct alternative

A byte addressable computer has a memory capacity of  $2^m$  K bytes and can perform  $2^n$  operations. 1. An instruction involving three operands and one operator needs a maximum of ſ 1 A) 3m bits B) 3m+n bits C) m+n bits D)3m+n+30 2. FFFF will be the last memory location in a memory of size 1 ſ C) 32K D) 64K A) 1K B) 16K 3. The cost for storing a bit is minimum in ſ ] A) Cache B) Register C) RAM D) Magnetic tape 4. The memory which is programmed at the time it is manufactured is 1 ſ B) RAM C) PROM A) ROM D) EPROM A non-pipeline system takes 50ns to process a task. The same task can be processed in a six-5. segment pipeline with a clock cycle of 10ns. Determine the speed-up ratio of the pipeline for 100 tasks. 1 Γ A) 500/109 B) 6 C) 1/5 D) 100/6 6. The time delay of the four segments in the pipeline is as follows: t1=50 ns, t2=30 ns, t3=95 ns, and tn=45ns. The interface registers delay time tr=5ns. What is the minimum clock cycle time? ſ 1 A) 100 B) 55 C) 225 D) 105 7. The number of bits that are typically stored on each track of a magnetic disk is usually 1 A) The same B) Different C) Depend on the program to be stored D) Fifty 8. Multiprocessors are classified as ſ 1 A) MIMD B) MISD C) SIMD D) SISD 9. A hyper cube of 3-dimensions contains number of processors ſ 1 C)  $3^{2}$ B)  $2^3$ A) 3 D) 3+3

[2]

# Code No: 05210505

10.

The overall transfer rate with in the system is less in

- A) Time-shared common bus B) Multiport memory
- C) Crossbar switch D) Hypercube system

## II Fill in the blanks

- 11. Acronym UART stands for \_\_\_\_\_
- 12. The mode of transfer in which the data into and out of the memory unit is transferred through the memory bus is called \_\_\_\_\_\_
- 13. An nxn omega switching network contains \_\_\_\_\_
- 14. Virtual memory is the concept that permits the user to construct programs as though a large memory equal to \_\_\_\_\_\_
- 15. \_\_\_\_\_ is a technique of decomposing a sequential process into suboperations, with each subprocess being executed in a special dedicated segment that operates concurrently with all other segments.

## III True or False Statements

- 16. Memory mapped IO system employs same set of read and write signals for memory and IO [True/False]
- A bit-oriented protocol for serial communication works only for ASCII text [True/False]
   DMA causes memory consistency problems [True/False]
   Multiprocessor is a tightly coupled system [True/False]
   Equation of the protocol for serial communication works only for ASCII text [True/False]
- 20. For a microprocessor system using IO mapped IO, I/O address space is greater [True/False]

-000-

Set No. 2

ſ

1

# Code No: 05210505 Set No. 3 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD III B.Tech. II Sem. II Mid-Term Examinations, April – 2009 COMPUTER ORGANIZATION Objective Exam Name: \_\_\_\_\_\_\_ Hall Ticket No. \_\_\_\_\_\_ Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

## I Choose the correct alternative

- A word addressable computer with the word size being 8 bytes has a memory capacity of 2<sup>m</sup>KBytes and can perform 2<sup>n</sup> operations. An instruction involving 3 operands and one operator needs a maximum of

   A) 3m bits
   B) 3m+n bits
   C) m+n bits
   D) 3m+n+24
- 2. If the cache needs an access time of 20ns and main memory 120ns, then the average access time of a CPU is (assume hit-ratio is 80%)
  A) 30ns
  B) 40ns
  C) 35ns
  D) 45ns
- 3. In a memory-mapped IO system, which of the following instruction will not be there?

A) LDA B) ADD C) SUB D) OUT

- 4. In a virtual memory system, the address space specified by the address lines of the CPU must be \_\_\_\_\_\_ than the physical memory size, and \_\_\_\_\_\_ than the secondary storage size.
  - A) Smaller, smaller B) Smaller, larger C) Larger, smaller D)Larger, larger
- 5. Determine the number of clock cycles that it takes to process 200 tasks in a six-segment pipeline.
  - A) 200 B) 205 C) 206 D) 6
- 6. A pipeline has the following propagation times: 40ns for the operands to be read from memory into registers R1 and R2, 45ns for the signal to propagate through the multiplier, 5ns for the transfer into R3, and 15ns to add the two numbers into R5. What is the maximum speed up that can be achieved?
  - A) 4 B) 45 C) 3 D) 5
- 7. Von Neumann architecture isA) SISD B) SIMD C) MIMD D) MISD

Cont....2

]

1

1

1

Γ

Γ

Γ

ſ

# Code No: 05210505

# Set No. 3

8.	<ul><li>When we move from the outmost track to the innermost track in a m (bits/linear inch)</li><li>A) Increases B) Decreases C) Remains same D) Either remains con</li></ul>	agnetic disk the d [ ] nstant or decreases	ensity			
9.	A hypercube with 4-dimensions containnumber of processors.A) 16B) 4C) 8D) 32	[ ]				
10.	Bootstrap loader is stored in A) ROM B) RAM C) Cache memory D) Hard-disk	[ ]				
II	Fill in the blanks					
11.	The number of stages in nxn omega switching network is					
12.	Associative memory is called					
13.	is a device that converts digital signals to analog signals and vice-versa					
14.	A serial transmission technique which employs special bits to mark the e	nds of character is	called			
15.	The acronym for DMA stands for					
III	True or False Statements					
16.	In a memory mapped IO organization, there are no specific input or outpu	t instructions [True/False]				
17.	In a non-vectored interrupt the branch address is assigned a fixed location	[True/False]				
18.	Daisy-chaining priority is a software polling method	[True/False]				
19.	Multiprocessor is loosely coupled system	[True/false]				
20.	Memory protection is not possible with virtual memory	[True/False]				

[2]

Code No:       05210505       Set No. 4         JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD         III B.Tech. II Sem. II Mid-Term Examinations, April – 2009         COMPUTER ORGANIZATION         Objective Exam         Name:       Hall Ticket No.         Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.							
I	Choose the c	orrect alter	rnative				
1.	If a memory acc 10ns memory) A) 93% B)	ess takes 20ns 90% C	s with cache C) 87%	and 110ns with D) 88%	out it, then the hit ra	atio (cache uses [ ]	s a
2.	The seek time of capacity of 300 w A) 47ms B)	a disk is 30m vords. The acco 50ms C	ns. It rotates a cess time is, a C) 60ms	at the rate of 30 pproximately. D) 62ms	rotations per second.	. Each track has [ ]	s a
3.	The number of R A) 8 B)	AM chips of s	size (256x1) r C) 10	equired to build	1MByte memory is D) 24	[ ]	
4.	The capacity of number of bits/v 4Kx16 is A) 10,16 B)	a memory un vord. The nun ) 11,8 C	nit is defined mber of sepa C) 12,16	in terms of the rate address and D) 12,12	e number of words d data lines needed	multiplied by t for a memory [ ]	he of
5.	In a system with in virtual memory A) $2^{51}$ and $2^{30}$	64-bit virtual y and physical B	addresses an l memory if p 3) 51 and 30	d 43-bit physica ages are 8KB in C) 2 <sup>64</sup> at	l addresses, how mar size. nd $2^{43}$ D) $2^{13}$	ny pages are the [ ] and2 <sup>13</sup>	ere
б.	Suppose an un-p processing time 5 A) 8 B)	ipelined proce 5, 7, 3, 6 and 4 7 C	essor with a 2 ns. What is the C) 3	25ns cycle time ne cycle time of D) 5	is divided into 5 pip the resulting processo	peline stages wi or.[ ]	ith
7.	Determine the nu	mber of clock	cycles that it	takes to process	s eight tasks in a six-s	segment pipelin []	e
	A) 13 B)	14 C	C) 6	D) 8			
8.	An un-pipelined cycle $t_p$ to execut A) $nt_n/(k+n-1)t_p$	processor with e n tasks. Wha B) t <sub>n</sub> /t <sub>p</sub>	th a clock cy at is the speed C) t <sub>r</sub>	cle t <sub>n</sub> is divided l up ratio? _/t <sub>n</sub> D) (k+r	into k-segment pipe 1-1)t <sub>p</sub> /nt <sub>n</sub>	eline with a clo [ ]	ock
9.	In comparison to A) Slower and m C) Faster and m D) Faster and les	the main mem fore expensive fore expensive as expensive	nory, tape or o e B) Slo	disk memory is ower and less exp	pensive	[ ]	
						Cont2	

## [2]

## Code No: 05210505

10. Von Neumann architecture is A) SISD B) SIMD C) MIMD D) MISD

## II Fill in the blanks

- 11. \_\_\_\_\_is the concept that permits the user to construct programs as though a large memory equal to totality of auxiliary memory is available.
- 12. The number of switches in each stage of an nxn omega network is \_\_\_\_\_\_
- 13. A serial transmission in which the two units share a common clock is called \_\_\_\_\_\_transmission
- 14. If the branch address of the interrupt routine is supplied by the source it is called \_\_\_\_\_\_interrupt.
- 15. The phenomenon that the references to memory at any given interval of time tend to be confined with in a few localized areas is called \_\_\_\_\_\_

## III True or False Statements

16. For a microprocessor system using IO mapped IO memory space available is greater.

[True/False]

17. Using DMA transfer the available memory bandwidth for programs is reduced while DMA is occurring [True/False]

18.	Multiprocessor is an MIMD architecture	[True/False]
19.	RISC uses an efficient instruction pipelining	[True/False]
20.	Bootstrap loader will usually be stored in RAM	[True/False]

-000-

Set No. 4

1

[