

Code No: A107321405

Set No. 1

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
III B.Tech. II Sem., I Mid-Term Examinations, March – 2010
COMPUTER ORGANIZATION

Objective Exam

Name: _____ Hall Ticket No.

					A				
--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

I Choose the correct alternative:

1. _____ includes the information, formats, the instruction sets, and the techniques for addressing memory. []
a) computer Organization b) computer Design
c) computer Architecture d) computer Memory
2. _____ gives the next address of the instruction that is to be fetched from function of unit. []
a) problem counter b) program counter
c) personal computer d) Instruction Register.
3. For processor time $T = N * S / R$ where S stands _____. []
a) Speed b) Space c) Average No of machine Instruction d) seconds.
4. Binary coded decimal number for 99 is _____. []
a) 1100011 b) 00110101 c) 10011001 d) 00100000.
5. In the Binary Address subtracts if $M=0$ the circuit is _____. []
a) adder b) subtractor
c) both adder & subtractor d) exclusive Binary Operation.
6. The _____ operation is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding 0's in B. []
a) Selective – set b) Selective – complement c) Mask d) Insert .
7. In the Micro instruction code Format the condition field consists of two bits which are encoded to specify _____ status bit conditions []
a) 3 b) 4 c) 5 d) 2.
8. In the Hardware for Signed –Magnitude addition and subtraction two magnitudes are subtracted if the sign are different for an _____ Operation (or) identical for an _____ operation. []
a) add , subtract b) add , Multiply c) subtract , add d) Multiply , add.

Cont....2

9. The hardware implementation of Booth algorithm requires the _____ configuration. []
a) System b) Bus c) Register d) Memory.
10. Example for Primary Memory _____ []
a) Flash Memory b) EEDROM c) ROM d) Virtual Memory

II Fill in the Blanks

11. Time required to execute a program _____
12. EBCDIC means _____
13. A floating- point number is said to be _____ if the most- significant digit of the mantissa is nonzero.
14. The _____ operation sets to 1 bit is register A where there are corresponding 2's in register B.
15. _____ is an industry standard for the description, modeling and synthesis of digital circuits and system.
16. A memory unit with 4096 words we need _____ bits to specify an address.
17. The _____ for all registers in the basic computer is controlled by a master clock generator.
18. A _____ requires changes in the wiring among the various components if the design has to be modified (or) changed.
19. Data registers sometimes called as _____.
20. The Divisor is shifted once to the right and subtracted from the dividend. That difference is called a _____.

Code No: A107321405

Set No. 2

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

III B.Tech. II Sem., I Mid-Term Examinations, March – 2010

COMPUTER ORGANIZATION

Objective Exam

Name: _____ **Hall Ticket No.**

					A				
--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

I Choose the correct alternative:

1. Binary coded decimal number for 99 is _____ []
a) 1100011 b) 00110101 c) 10011001 d) 00100000.
2. In the Binary Address subtracts if M=0 the circuit is _____ []
a) adder b) subtractor
c) both adder & subtractor d) exclusive Binary Operation.
3. The _____ operation is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding 0's in B. []
a) Selective – set b) Selective – complement c) Mask d) Insert .
4. In the Micro instruction code Format the condition field consists of two bits which are encoded to specify _____ status bit condition []
a) 3 b) 4 c) 5 d) 2.
5. In the Hardware for Signed –Magnitude addition and subtraction two magnitudes are subtracted if the sign are different for an _____ Operation (or) identical for an _____ operation. []
a) add , subtract b) add , Multiply c) subtract , add d) Multiply , add.
6. The hardware implementation of Booth algorithm requires the _____ configuration. []
a) System b) Bus c) Register d) Memory.
7. Example for Primary Memory _____ []
a) Flash Memory b) EEDROM c) ROM d) Virtual Memory
8. _____ includes the information, formats, the instruction sets, and the techniques for addressing memory. []
a) computer Organization b) computer Design
c) computer Architecture d) computer Memory
9. _____ gives the next address of the instruction that is to be fetched from function of unit. []
a) problem counter b) program counter
c) personal computer d) Instruction Register.

Cont.....2

Code No: A107321405

:2:

Set No. 2

10. For processor time $T = N * S / R$ where S stands _____ []
a) Speed b) Space c) Average No of machine Instruction d) seconds.

II Fill in the blanks

11. The _____ operation sets to 1 bit is register A where there are corresponding 2's in register B.
12. _____ is an industry standard for the description, modeling and synthesis of digital circuits and system.
13. A memory unit with 4096 words we need _____ bits to specify an address.
14. The _____ for all registers in the basic computer is controlled by a master clock generator.
15. A _____ requires changes in the wiring among the various components if the design has to be modified (or) changed.
16. Data registers sometimes called as _____.
17. The Divisor is shifted once to the right and subtracted from the dividend. That difference is called a _____.
18. Time required to execute a program _____
19. EBCDIC means _____
20. A floating- point number is said to be _____ if the most- significant digit of the mantissa is nonzero.

-oOo-

Code No: A107321405

Set No. 3

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

III B.Tech. II Sem., I Mid-Term Examinations, March – 2010

COMPUTER ORGANIZATION

Objective Exam

Name: _____ **Hall Ticket No.**

						A				
--	--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

I Choose the correct alternative:

1. The _____ operation is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding 0's in B. []
a) Selective – set b) Selective – complement c) Mask d) Insert .
2. In the Micro instruction code Format the condition field consists of two bits which are encoded to specify _____ status bit condition []
a) 3 b) 4 c) 5 d) 2.
3. In the Hardware for Signed –Magnitude addition and subtraction two magnitudes are subtracted if the sign are different for an _____ Operation (or) identical for an _____ operation. []
a) add , subtract b) add , Multiply c) subtract , add d) Multiply , add.
4. The hardware implementation of Booth algorithm requires the _____ configuration. []
a) System b) Bus c) Register d) Memory.
5. Example for Primary Memory _____ []
a) Flash Memory b) EEDROM c) ROM d) Virtual Memory
6. _____ includes the information, formats, the instruction sets, and the techniques for addressing memory. []
a) computer Organization b) computer Design
c) computer Architecture d) computer Memory
7. _____ gives the next address of the instruction that is to be fetched from function of unit. []
a) problem counter b) program counter
c) personal computer d) Instruction Register.
8. For processor time $T = N * S / R$ where S stands _____ []
a) Speed b) Space c) Average No of machine Instruction d) seconds.
9. Binary coded decimal number for 99 is _____ []
a) 1100011 b) 00110101 c) 10011001 d) 00100000.

Cont.....2

Set No. 3

-oOo-

Code No: A107321405

Set No. 4

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
III B.Tech. II Sem., I Mid-Term Examinations, March – 2010
COMPUTER ORGANIZATION

Objective Exam

Name: _____ **Hall Ticket No.**

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

I Choose the correct alternative:

1. In the Hardware for Signed –Magnitude addition and subtraction two magnitudes are subtracted if the sign are different for an _____ Operation (or) identical for an _____ operation. []
a) add , subtract b) add , Multiply c) subtract , add d) Multiply , add.
2. The hardware implementation of Booth algorithm requires the _____ configuration. []
a) System b) Bus c) Register D) Memory.
3. Example for Primary Memory _____ []
a) Flash Memory b) EEDROM c) ROM d) Virtual Memory
4. _____ includes the information, formats, the instruction sets, and the techniques for addressing memory. []
a) computer Organization b) computer Design
c) computer Architecture d) computer Memory
5. _____ gives the next address of the instruction that is to be fetched from function of unit. []
a) problem counter b) program counter
c) personal computer d) Instruction Register.
6. For processor time $T = N * S / R$ where S stands _____ []
a) Speed b) Space c) Average No of machine Instruction d) seconds.
7. Binary coded decimal number for 99 is _____ []
a) 1100011 b) 00110101 c) 10011001 d) 00100000.
8. In the Binary Address subtracts if $M=0$ the circuit is _____ []
a) adder b) subtractor
c) both adder & subtractor d) exclusive Binary Operation.
9. The _____ operation is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding 0's in B. []
a) Selective – set b) Selective – complement c) Mask d) Insert .

10. In the Micro instruction code Format the condition field consists of two bits which are encoded to specify _____ status bit condition []
a) 3 b) 4 c) 5 d) 2.

II Fill in the blanks

11. A _____ requires changes in the wiring among the various components if the design has to be modified (or) changed.
12. Data registers sometimes called as _____.
13. The Divisor is shifted once to the right and subtracted from the dividend. That difference is called a _____.
14. Time required to execute a program _____
15. EBCDIC means _____
16. A floating- point number is said to be _____ if the most- significant digit of the mantissa is nonzero.
17. The _____ operation sets to 1 bit is register A where there are corresponding 2's in register B.
18. _____ is an industry standard for the description, modeling and synthesis of digital circuits and system.
19. A memory unit with 4096 words we need _____ bits to specify an address.
20. The _____ for all registers in the basic computer is controlled by a master clock generator.