

Code No: 07A5EC07

Set No. 1

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

III B.Tech. I Sem., I Mid-Term Examinations, September – 2010

COMPUTER ORGANIZATION

Objective Exam

Name: _____ Hall Ticket No.

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.

I Choose the correct alternative:

1. Overflow cannot occur _____ []
a. if both numbers are +ve or -ve b. if a +ve number is added to a -ve number
c. when two numbers in signed two's complement form are added
d. when two numbers in signed one's complement form are added
2. Memory is shared in _____ []
a. Parallel processing b. Multi computers c. Multi processors d. Both a and c
3. Identify the output device _____ []
a. Scanner b. Keyboard c. Joy stick d. Plotter
4. Intermediate results are stored in _____ []
a. Data Register b. Accumulator c. Temporary Register d. Program Counter
5. Instruction cycle is equal to _____ []
a. Fetch cycle + Decode Cycle b. Fetch cycle + Execute Cycle
c. Decode cycle + Execute cycle d. Fetch cycle + Decode cycle + Execute cycle
6. Address of next instruction is stored in _____ []
a. Program counter b. Instruction register c. Accumulator d. Data Register
7. Complement of mask operation is _____ []
a. XOR b. Selective Complement c. Selective clear d. Selective set
8. $X = (A+B) * (C+D)$ is a _____ []
a. One address instruction b. Two address instruction
c. Three address instruction d. Zero address instruction
9. Single cycle instruction execution is found in _____ []
a. CISC b. ARM c. RISC d. none
10. Postfix notation of $(A+B)*C$ is _____ []
a. $AB+*C$ b. $AB*+C$ c. $ABC+*$ d. $AB+C*$

Cont.....2

II Fill in the blanks:

11. Number of hits divided by number of memory references is called _____
12. PSW stands for _____
13. If 2 inputs of JK flip flop are connected together then it is called _____
14. _____ code is used for error correction
15. A floating point number is said to be _____ if most significant bit is non zero digit
16. In micro programmed control the control information is stored in _____
17. SHRA instruction stands for _____
18. _____ represents effective address offset with in a segment
19. _____ algorithm is used for multiplying signed 2's complement numbers
20. _____ is hardware implementation of branch and save return address Operation.

Name: _____ Hall Ticket No.

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.**I Choose the correct alternative:**

1. Intermediate results are stored in []
a. Data Register b. Accumulator c. Temporary Register d. Program Counter
2. Instruction cycle is equal to []
a. Fetch cycle + Decode Cycle b. Fetch cycle + Execute Cycle
c. Decode cycle + Execute cycle d. Fetch cycle + Decode cycle + Execute cycle
3. Address of next instruction is stored in []
a. Program counter b. Instruction register c. Accumulator d. Data Register
4. Complement of mask operation is []
a. XOR b. Selective Complement c. Selective clear d. Selective set
5. $X = (A+B) * (C+D)$ is a []
a. One address instruction b. Two address instruction
c. Three address instruction d. Zero address instruction
6. Single cycle instruction execution is found in _____ []
a. CISC b. ARM c. RISC d. none
7. Postfix notation of $(A+B)*C$ is []
a. $AB+*C$ b. $AB*+C$ c. $ABC+*$ d. $AB+C*$
8. Overflow cannot occur _____ []
a. if both numbers are +ve or -ve b. if a +ve number is added to a -ve number
c. when two numbers in signed two's complement form are added
d. when two numbers in signed one's complement form are added
9. Memory is shared in []
a. Parallel processing b. Multi computers c. Multi processors d. Both a and c
10. Identify the output device []
a. Scanner b. Keyboard c. Joy stick d. Plotter

II Fill in the blanks:

11. _____ code is used for error correction
12. A floating point number is said to be _____ if most significant bit is non zero digit
13. In micro programmed control the control information is stored in _____
14. SHRA instruction stands for _____
15. _____ represents effective address offset with in a segment
16. _____ algorithm is used for multiplying signed 2's complement numbers
17. _____ is hardware implementation of branch and save return address Operation.
18. Number of hits divided by number of memory references is called _____
19. PSW stands for _____
20. If 2 inputs of JK flip flop are connected together then it is called _____

Name: _____ Hall Ticket No.

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.**I Choose the correct alternative:**

1. Address of next instruction is stored in []
a. Program counter b. Instruction register c. Accumulator d. Data Register
2. Complement of mask operation is []
a. XOR b. Selective Complement c. Selective clear d. Selective set
3. $X = (A+B) * (C+D)$ is a []
a. One address instruction b. Two address instruction
c. Three address instruction d. Zero address instruction
4. Single cycle instruction execution is found in _____ []
a. CISC b. ARM c. RISC d. none
5. Postfix notation of $(A+B)*C$ is []
a. $AB+*C$ b. $AB*+C$ c. $ABC+*$ d. $AB+C*$
6. Overflow cannot occur _____ []
a. if both numbers are +ve or -ve b. if a +ve number is added to a -ve number
c. when two numbers in signed two's complement form are added
d. when two numbers in signed one's complement form are added
7. Memory is shared in []
a. Parallel processing b. Multi computers c. Multi processors d. Both a and c
8. Identify the output device []
a. Scanner b. Keyboard c. Joy stick d. Plotter
9. Intermediate results are stored in []
a. Data Register b. Accumulator c. Temporary Register d. Program Counter
10. Instruction cycle is equal to []
a. Fetch cycle + Decode Cycle b. Fetch cycle + Execute Cycle
c. Decode cycle + Execute cycle d. Fetch cycle + Decode cycle + Execute cycle

II Fill in the blanks:

11. In micro programmed control the control information is stored in _____
12. SHRA instruction stands for _____
13. _____ represents effective address offset with in a segment
14. _____ algorithm is used for multiplying signed 2's complement numbers
15. _____ is hardware implementation of branch and save return address Operation.
16. Number of hits divided by number of memory references is called _____
17. PSW stands for _____
18. If 2 inputs of JK flip flop are connected together then it is called _____
19. _____ code is used for error correction
20. A floating point number is said to be _____ if most significant bit is non zero digit

-oOo-

Name: _____ Hall Ticket No.

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 20.**I Choose the correct alternative:**

1. $X = (A+B) * (C+D)$ is a []
 a. One address instruction b. Two address instruction
 c. Three address instruction d. Zero address instruction
2. Single cycle instruction execution is found in _____ []
 a. CISC b. ARM c. RISC d. none
3. Postfix notation of $(A+B)*C$ is []
 a. $AB+*C$ b. $AB*+C$ c. $ABC+*$ d. $AB+C*$
4. Overflow cannot occur _____ []
 a. if both numbers are +ve or -ve b. if a +ve number is added to a -ve number
 c. when two numbers in signed two's complement form are added
 d. when two numbers in signed one's complement form are added
5. Memory is shared in []
 a. Parallel processing b. Multi computers c. Multi processors d. Both a and c
6. Identify the output device []
 a. Scanner b. Keyboard c. Joy stick d. Plotter
7. Intermediate results are stored in []
 a. Data Register b. Accumulator c. Temporary Register d. Program Counter
8. Instruction cycle is equal to []
 a. Fetch cycle + Decode Cycle b. Fetch cycle + Execute Cycle
 c. Decode cycle + Execute cycle d. Fetch cycle + Decode cycle + Execute cycle
9. Address of next instruction is stored in []
 a. Program counter b. Instruction register c. Accumulator d. Data Register
10. Complement of mask operation is []
 a. XOR b. Selective Complement c. Selective clear d. Selective set

Cont.....2

II Fill in the blanks:

11. _____ represents effective address offset with in a segment
12. _____ algorithm is used for multiplying signed 2's complement numbers
13. _____ is hardware implementation of branch and save return address operation.
14. Number of hits divided by number of memory references is called _____
15. PSW stands for _____
16. If 2 inputs of JK flip flop are connected together then it is called _____
17. _____ code is used for error correction
18. A floating point number is said to be _____ if most significant bit is non zero digit
19. In micro programmed control the control information is stored in _____
20. SHRA instruction stands for _____

-oOo-